

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

Refine Search

Search Results -

Terms	Documents
(700/5 709/213 709/214 709/251 710/305 710/317 710/300 710/62 710/4 710/72 711/141 711/148 711/120 712/14 712/211).ccls.	4434

Database:

US Pre-Grant Publication Full-Text Database
 US Patents Full-Text Database
 US OCR Full-Text Database
 EPO Abstracts Database
 JPO Abstracts Database
 Derwent World Patents Index
 IBM Technical Disclosure Bulletins

Search:

Search History

DATE: Wednesday, August 11, 2004 [Printable Copy](#) [Create Case](#)

Set
Name Query
 side by
 side

Hit
Count
Set
Name
 result
 set

DB=USPT,USOC; PLUR=YES; OP=OR

L1 710/305,317,300,62,4,72;711/141,148,120;709/213,214,251;700/5;712/14,211.ccls. 4434 L1

END OF SEARCH HISTORY

Refine Search

Search Results -

Terms	Documents
L1 and L3	16

Database:

US Pre-Grant Publication Full-Text Database
 US Patents Full-Text Database
 US OCR Full-Text Database
 EPO Abstracts Database
 JPO Abstracts Database
 Derwent World Patents Index
 IBM Technical Disclosure Bulletins

Search:

L4

Refine Search

Recall Text

Clear

Interrupt

Search History

DATE: Wednesday, August 11, 2004 [Printable Copy](#) [Create Case](#)

Set
Name Query
 side by
 side

Hit Set
Count Name
 result
 set

DB=USPT,USOC; PLUR=YES; OP=OR

L4 11 and L3

16 L4

L3 L2 near10 cache

46 L3

L2 ((shared or common) adj1 memory) near10 (multiprocessor or (multi adj1 processor))

352 L2

L1 710/305,317,300,62,4,72;711/141,148,120;709/213,214,251;700/5;712/14,211.ccls. 4434 L1

END OF SEARCH HISTORY

EAST - [Untitled1.1]

File View Edit Tools Window Help

Drafts

Pending

Active

L1: (1448) ((shared or common) adj1 memory) near10 (multiprocessor or (multi adj1 processor))

L2: (163) 11 same node

L3: (32) 11 same node same

L4: (14) 13 same access\$3

Failed

Saved

Favorites

Tagged (0)

UDC

Queue

Search

List

Browse

Queue

Clear

DBs

USPAT

Plurals

BRS I...

IS&R...

Image

Text

HTML

	Type	L #	Hits	Search Text	DBs	Time Stamp	Comments	Error Definition	Err
1	BRS	L1	1448	((shared or common) adj1 memory) near10	USPAT	2004/08/10 17:05			0
2	BRS	L2	163	11 same node	USPAT	2004/08/10 17:06			0
3	BRS	L3	32	11 same node same request	USPAT	2004/08/10 17:06			0
4	BRS	L4	14	13 same access\$3	USPAT	2004/08/10 17:07			0

Start

EAST - [Untitled1.1]

EAST - [Untitled1:1]

File View Edit Tools Window Help

Search List Browse Queue Clear

DB: USPAT Plurals

Default operator: OR Highlight all hit terms initially

13 same access\$3

BRIS I S&R Image Text HTML

	U	I	Document ID	Issue Date	Pages	Title	Current OR	Current XRef
1	<input type="checkbox"/>	<input type="checkbox"/>	US 6772298 B2	20040803	12	Method and apparatus for invalidating a cache line	711/144	711/120; 711/141;
2	<input type="checkbox"/>	<input type="checkbox"/>	US 6636926 B2	20031021	28	Shared memory multiprocessor performing cache coherence	710/305	700/5; 709/213;
3	<input type="checkbox"/>	<input type="checkbox"/>	US 6598130 B2	20030722	11	Technique for referencing distributed shared memory	711/147	709/214; 711/170;
4	<input type="checkbox"/>	<input type="checkbox"/>	US 6553465 B1	20030422	13	Multiprocessor system with distributed shared memory	711/152	711/115; 711/155;
5	<input type="checkbox"/>	<input type="checkbox"/>	US 6493809 B1	20021210	18	Maintaining order of write operations in a	711/167	711/148
6	<input type="checkbox"/>	<input type="checkbox"/>	US 6487643 B1	20021126	13	Method and apparatus for preventing starvation in a	711/150	711/148
7	<input type="checkbox"/>	<input type="checkbox"/>	US 6226714 B1	20010501	15	Method for invalidating cache lines on a sharing	711/119	711/133; 711/144
8	<input type="checkbox"/>	<input type="checkbox"/>	US 6154816 A	20001128	73	Low occupancy protocol for managing concurrent	711/150	711/121; 711/141;
9	<input type="checkbox"/>	<input type="checkbox"/>	US 6101420 A	20000808	72	Method and apparatus for disambiguating	700/5	200/2; 200/3;
10	<input type="checkbox"/>	<input type="checkbox"/>	US 6094709 A	20000725	11	Cache coherence for lazy entry consistency in	711/141	711/118; 711/119;
11	<input type="checkbox"/>	<input type="checkbox"/>	US 6006255 A	19991221	12	Networked computer system and method of communicating	709/216	

Start EAST - [Untitled1:1]

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Publications/Services Standards Conferences Careers/Jobs

Welcome
United States Patent and Trademark Office

» Se

[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)

Quick Links

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Print Format

Your search matched **7** of **1060766** documents.A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or enter a new one in the text box.

(shared or common) and memory<and>multiprocess

Search

☐ Check to search within this result set

Results Key:

JNL = Journal or Magazine **CNF** = Conference **STD** = Standard**1 The impact of negative acknowledgments in shared memory scientific applications***Mainak Chaudhuri; Heinrich, M.;*

Parallel and Distributed Systems, IEEE Transactions on , Volume: 15 , Issue: 2 , Feb 2004

Pages:134 - 150

[\[Abstract\]](#) [\[PDF Full-Text \(1831 KB\)\]](#) **IEEE JNL****2 A DSM architecture for a parallel computer Cenju-4***Hosomi, T.; Kanoh, Y.; Nakamura, M.; Hirose, T.;*

High-Performance Computer Architecture, 2000. HPCA-6. Proceedings. Sixth International Symposium on , 8-12 Jan. 2000

Pages:287 - 298

[\[Abstract\]](#) [\[PDF Full-Text \(384 KB\)\]](#) **IEEE CNF****3 The effect of limited network bandwidth and its utilization by latency hiding techniques in large-scale shared memory systems***Sunil Kim; Veidenbaum, A.V.;*

Parallel Architectures and Compilation Techniques., 1997. Proceedings. 1997 International Conference on , 10-14 Nov. 1997

Pages:40 - 51

[\[Abstract\]](#) [\[PDF Full-Text \(1284 KB\)\]](#) **IEEE CNF****4 Performance evaluation of a WDMA OIDS multiprocessors***I-Shyan Hwang;*

Parallel and Distributed Systems, 1996. Proceedings., 1996 International Conference on , 3-6 June 1996

Pages:162 - 168

[\[Abstract\]](#) [\[PDF Full-Text \(556 KB\)\]](#) [IEEE CNF](#)

5 Computation/communication balance-point modeling in multiproce

Hamacher, V.C.;

Communications, Computers and Signal Processing, 1999 IEEE Pacific Rim Conference on , 22-24 Aug. 1999

Pages:141 - 144

[\[Abstract\]](#) [\[PDF Full-Text \(380 KB\)\]](#) [IEEE CNF](#)

6 Performance evaluation of cache depot on CC-NUMA multiprocessor

Hung-Chang Hsiao; Chung-Ta King;

Parallel and Distributed Systems, 1998. Proceedings., 1998 International Conference on , 14-16 Dec. 1998

Pages:519 - 526

[\[Abstract\]](#) [\[PDF Full-Text \(204 KB\)\]](#) [IEEE CNF](#)

7 The performance impact of false subpage sharing in KSR1

Cukic, B.; Bastani, F.B.;

Frontiers of Massively Parallel Computation, 1995. Proceedings. 'Frontiers '95 Fifth Symposium on the , 6-9 Feb. 1995

Pages:64 - 71

[\[Abstract\]](#) [\[PDF Full-Text \(560 KB\)\]](#) [IEEE CNF](#)

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved



IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE

Membership Publications/Services Standards Conferences Careers/Jobs

IEEE Xplore®
RELEASE 1.8

Welcome
United States Patent and Trademark Office

IEEE Xplore®
1 Million Documents
1 Million Users
AND GROWING

» ABSTRACT PLUS

Help FAQ Terms IEEE Peer Review

Quick Links

- Home
- What Can I Access?
- Log-out

Tables of Contents

- Journals & Magazines
- Conference Proceedings
- Standards

Search

- By Author
- Basic
- Advanced

Member Services

- Join IEEE
- Establish IEEE Web Account

- Access the IEEE Member Digital Library

IEEE Enterprise

- Access the IEEE Enterprise File Cabinet

Search Results [PDF FULL-TEXT 204 KB] PREV NEXT DOWNLOAD CITATION

Request Permissions
RIGHTS LINK
COPYRIGHT CLEARANCE CENTER, INC.


Performance evaluation of cache depot on CC-NUMA multiprocessors

Hung-Chang Hsiao Chung-Ta King
Dept. of Comput. Sci., Nat. Tsing Hua Univ., Hsinchu, Taiwan;
This paper appears in: Parallel and Distributed Systems, 1998. Proceedings., 1998 International Conference on

Meeting Date: 12/14/1998 - 12/16/1998
Publication Date: 14-16 Dec. 1998
Location: Tainan Taiwan
On page(s): 519 - 526
Reference Cited: 15
Number of Pages: xxi+826
Inspec Accession Number: 6135775

Abstract:

Cache depot is a performance enhancement technique on **cache-coherent non-uniform memory access (CC-NUMA) multiprocessors**, in which **nodes** in the system store extra **memory** blocks on behalf of other **nodes**. In this way **memory requests** from a **node** can be satisfied by nearby depot **nodes** without going all the way to the home **node**. This not only reduces **memory** access latency and network traffic, but also spreads the network load more evenly. We study the design strategy for **cache** depot that: enhances



Print Format

the network interface of each **node** to include a depot **cache**, which stores those extra **memory** blocks for other **nodes**; and employs a new multicast routing scheme, which is called the multi-hop worms and works cooperatively with depot **caches**, to transmit coherence messages. By considering message routing and depot **caches** together the design concept can be applied even to those CC-NUMA systems that have a non-hierarchical, scalable interconnection network. We have developed an execution-driven simulator to evaluate the effectiveness of the design strategy. Performance results from using four SPLASH-2 benchmarks show that the design strategy improves the performance of the CC-NUMA **multiprocessor** by 11% to 21%. We have also studied in depth various factors which affect the performance of **cache** depot

Index Terms:

cache storage data integrity distributed shared memory systems message passing multicast communication performance evaluation storage management CC-NUMA multiprocessors SPLASH-2 benchmarks cache depot cache-coherent non-uniform memory access coherence messages execution-driven simulator memory access latency memory blocks message routing multi-hop worms multicast routing scheme network interface network load network traffic performance enhancement technique performance evaluation scalable interconnection network

Documents that cite this document

There are no citing documents available in IEEE Xplore at this time.

Search Results [PDF FULL-TEXT 204 KB] [PREV](#) [NEXT](#) [DOWNLOAD CITATION](#)



IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE

Membership Publications/Services Standards Conferences Careers/Jobs



Welcome
United States Patent and Trademark Office



» ABSTRACT PLUS

Help [FAQ](#) [Terms](#) [IEEE Peer Review](#)

Quick Links

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

- Tables of Contents
- ☐ Journals & Magazines
 - ☐ Conference Proceedings
 - ☐ Standards


- Search
- ☐ By Author
 - ☐ Basic
 - ☐ Advanced

- Member Services
- ☐ Join IEEE
 - ☐ Establish IEEE Web Account

- ☐ Access the IEEE Member Digital Library

- IEEE Enterprise
- ☐ Access the IEEE Enterprise File Cabinet

Search Results [PDF FULL-TEXT 380 KB] [PREV](#) [NEXT](#) [DOWNLOAD CITATION](#)




Computation/communication balance-point modeling in multiprocessors

Hamacher, V.C.
Dept. of Electr. & Comput. Eng., Queen's Univ., Kingston, Ont., Canada;
This paper appears in: Communications, Computers and Signal Processing, 1999 IEEE Pacific Rim Conference on

Meeting Date: 08/22/1999 - 08/24/1999
Publication Date: 22-24 Aug. 1999
Location: Victoria, BC Canada
On page(s): 141 - 144
Reference Cited: 5
Number of Pages: xv+618
Inspec Accession Number: 6497422

Abstract:
An analytic model for predicting processor utilization in a CC-NUMA (cache coherent non-uniform memory access) shared-memory multiprocessor is developed. The interconnection network in such systems transfers cache line messages between processor caches and memory modules on read and write misses. The major component of the miss penalty, for the case of large systems, is the network delay. Using only a relatively small number of node parameters (cache miss rate, cache line length,



Print Format

number of outstanding transfer **requests** allowed, **memory** access time, proportion of Reads to Writes), along with the bandwidth and delay versus throughput characteristics of the network, the analytic model is shown to give good estimates of the processor utilization values derived from an independent detailed simulation study. In particular, for **multiprocessor** sizes of 72 and 108 **nodes**, and for variations in the **node** parameters, the processor utilization values determined by the analytic model are within 10% of the simulation results. Processor utilizations vary from 0.41 to 0.88. The interconnection network involved is a hierarchical slotted-ring system

Index Terms:

multiprocessor interconnection networks **shared memory systems** **CC-NUMA shared-memory multiprocessor** analytic model bandwidth **cache** line message transfer computation/communication balance-point modeling hierarchical slotted-ring system interconnection network **memory module** miss penalty **multiprocessors** network delay **node** parameters processor **caches** processor utilization prediction read and write misses throughput characteristics

Documents that cite this document

There are no citing documents available in IEEE Xplore at this time.

[Search Results](#) [[PDF FULL-TEXT 380 KB](#)] [PREV](#) [NEXT](#) [DOWNLOAD CITATION](#)

[First Hit](#) [Fwd Refs](#)[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

Generate Collection

Print

L4: Entry 2 of 15

File: USPT

May 18, 2004

DOCUMENT-IDENTIFIER: US 6738870 B2

TITLE: High speed remote storage controller

Abstract Text (1):

A high speed remote storage controller system for a computer system has cluster nodes of symmetric multiprocessors. A plurality of clusters of symmetric multiprocessors each of has a plurality of processors, a shared cache memory, a plurality of I/O adapters and a main memory accessible from the cluster. Each cluster has an interface for passing data between cluster nodes of the symmetric multiprocessor system. Each cluster has a local interface and interface controller. The system provides one or more remote storage controllers each having a local interface controller and a local-to-remote data bus. A remote resource manager manages the interface between clusters of symmetric multiprocessors. The remote store controller is responsible for processing data accesses across a plurality of clusters and processes data storage operations involving shared memory. A macro^{is} provided for processing a plurality of simultaneous data storage operations either synchronously through interaction with a sequential multistage centralized pipeline to serialize requests and provide address interlocking services or asynchronously whereby main memory accesses bypass a centralized system pipeline. These accesses can occur in parallel with other remote storage operations.

CLAIMS:

1. A high speed remote storage controller system for a computer system having cluster nodes of symmetric multiprocessors, comprising one or more remote storage controllers each having an associated local interface controller, and a local-to-remote data bus, and the one or more remote storage controllers responsive to a remote management system for managing the resources comprising the remote storage controller for data accesses between clusters of symmetric multiprocessors which are controlled for inter nodal storage operations by one of said remote storage controller system, each of which clusters has a plurality of processors, a shared cache memory, a plurality of I/O adapters and a main memory accessible from the cluster, said remote store controller while processing data accesses across a plurality of clusters for data storage operations involving shared memory and inter nodal storage operations, enlisting a single one of said remote storage controller to perform remote cast outs, store requests from an I/O adapter, main storage padding operations, and main memory move page operations and while performing remote data storage operations to main memory, said enlisted single remote storage controller also handles cross cluster invalidations associated with maintaining inter-nodal cache coherency for said computer system having cluster nodes of symmetric multiprocessors, and which contains a deadlock avoidance mechanism designed to detect inter-nodal deadlocks which normally result from one resource on a local cluster waiting for a second resource on a remote cluster which is deadlocked against a third resource on said remote cluster waiting for a fourth resource on the local cluster which is deadlocked against said first resource on the local cluster, and which employs a fast hang quiesce mechanism embedded in each remote storage resource which works in conjunction with similar fast hang quiesce mechanisms throughout the System Controller to prevent system-wide hangs either caused by the failure of the current remote storage resource to make forward progress or by the failure of another operation somewhere in the Storage Controller

to make forward progress.

Previous Doc

Next Doc

Go to Doc#

[First Hit](#) [Fwd Refs](#) [Previous Doc](#) [Next Doc](#) [Go to Doc#](#)

Generate Collection

Print

L4: Entry 2 of 15

File: USPT

May 18, 2004

US-PAT-NO: 6738870

DOCUMENT-IDENTIFIER: US 6738870 B2

TITLE: High speed remote storage controller

DATE-ISSUED: May 18, 2004

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Van Huben; Gary A.	Poughkeepsie	NY		
Blake; Michael A.	Wappingers Falls	NY		
Mak; Pak-Kin	Poughkeepsie	NY		

ASSIGNEE-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY	TYPE	CODE
International Business Machines Corporation	Armonk	NY				02

APPL-NO: 09/ 745593 [\[PALM\]](#)

DATE FILED: December 22, 2000

PARENT-CASE:

RELATED APPLICATIONS This application entitled "High Speed Remote Storage Controller" is related to U.S. Ser. No. 09/745,830, filed Dec. 22, 2003 and entitled "Method for deadlock avoidance in a cluster environment"; and also to U.S. Ser. No. 09/747,686, filed Dec. 22, 2003, and entitled "Clustered Computer System with Deadlock Avoidance". These co-pending applications and the present application are owned by one and the same assignee, International Business Machines Corporation of Armonk, N.Y. The descriptions set forth in these co-pending applications are hereby incorporated into the present application by this reference. Trademarks: S/390 and IBM are registered trademarks of International Business Machines Corporation, Armonk, N.Y., U.S.A. Other names such as z900 may be registered trademarks or product names of International Business Machines Corporation or other companies.

INT-CL: [07] [G06](#) [F 12/00](#)US-CL-ISSUED: [711/150](#); [711/124](#), [711/130](#), [711/147](#), [711/148](#)US-CL-CURRENT: [711/150](#); [711/124](#), [711/130](#), [711/147](#), [711/148](#)FIELD-OF-SEARCH: [711/124](#), [711/130](#), [711/148](#), [711/147](#), [711/150](#), [709/214](#)

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search Selected

Search ALL

Clear

PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
<input type="checkbox"/> <u>6108753</u>	August 2000	Bossen et al.	711/118
<input type="checkbox"/> <u>6175905</u>	January 2001	Manning	711/169

FOREIGN PATENT DOCUMENTS

FOREIGN-PAT-NO	PUBN-DATE	COUNTRY	US-CL
945798	September 1999	EP	

OTHER PUBLICATIONS

Store Pad (Clear Line) Service Mechanism, IBM Technical Disclosure Bulletin, Apr. 1983, vol. 25, No. 11A, pp. 5893-5841.*
Multiprocessing System Memory Access Queue and Scheduling Apparatus, IBM Technical Disclosure Bulletin, May 1992, vol. 34, No. 12, pp. 299-300.*
Jim Handy, The Cache Memory Book, 1998, Academic Press, pp. 72-75.*
IBM PPC403GCX Embedded Controllers User's Manual, May 1998, IBM Coporation, pp. 4-1 to 4-3.

ART-UNIT: 2188

PRIMARY-EXAMINER: Padmanabhan; Mano

ASSISTANT-EXAMINER: Ross; John M

ATTY-AGENT-FIRM: Augspurger; Lynn L.

ABSTRACT:

A high speed remote storage controller system for a computer system has cluster nodes of symmetric multiprocessors. A plurality of clusters of symmetric multiprocessors each of has a plurality of processors, a shared cache memory, a plurality of I/O adapters and a main memory accessible from the cluster. Each cluster has an interface for passing data between cluster nodes of the symmetric multiprocessor system. Each cluster has a local interface and interface controller. The system provides one or more remote storage controllers each having a local interface controller and a local-to-remote data bus. A remote resource manager manages the interface between clusters of symmetric multiprocessors. The remote store controller is responsible for processing data accesses across a plurality of clusters and processes data storage operations involving shared memory. A macro is provided for processing a plurality of simultaneous data storage operations either synchronously through interaction with a sequential multistage centralized pipeline to serialize requests and provide address interlocking services or asynchronously whereby main memory accesses bypass a centralized system pipeline. These accesses can occur in parallel with other remote storage operations.

4 Claims, 10 Drawing figures

[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

[First Hit](#) [Fwd Refs](#)[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

Generate Collection

Print

L4: Entry 4 of 15

File: USPT

Nov 11, 2003

DOCUMENT-IDENTIFIER: US 6647453 B1

TITLE: System and method for providing forward progress and avoiding starvation and livelock in a multiprocessor computer system

Brief Summary Text (14):

Briefly, the invention relates to a system and method for avoiding "livelock" and "starvation" among two or more input/output (I/O) devices competing for the same data in a symmetrical multiprocessor (SMP) computer system. The SMP computer system includes a plurality of interconnected processors having corresponding caches, one or more memories that are shared by the processors, and a plurality of I/O bridges to which the I/O devices are coupled. Each I/O bridge includes one or more upstream buffers and one or more downstream buffers. An up engine is coupled to the upstream buffer and is controls the flow of information, including requests for data, from the I/O devices to the processors and shared memory. A down engine is coupled to the downstream buffer, and controls the flow of information from the processors and shared memory to the I/O devices. A cache coherency protocol is executed in the I/O bridge in order to keep the data in the downstream buffer coherent with the processor caches and shared memory. As part of the cache coherency protocol, the I/O bridge obtains "exclusive" (not shared) ownership of all data fetched from the processor caches and the shared memory, and invalidates and releases any data in the downstream buffer that is requested by a processor or by some other I/O bridge.

[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

[First Hit](#) [Fwd Refs](#)[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

Generate Collection

Print

L4: Entry 4 of 15

File: USPT

Nov 11, 2003

US-PAT-NO: 6647453

DOCUMENT-IDENTIFIER: US 6647453 B1

TITLE: System and method for providing forward progress and avoiding starvation and livelock in a multiprocessor computer system

DATE-ISSUED: November 11, 2003

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Duncan; Samuel H.	Arlington	MA		
Ho; Steven	Westford	MA		

ASSIGNEE-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY	TYPE	CODE
Hewlett-Packard Development Company, L.P.	Houston	TX				02

APPL-NO: 09/ 652984 [\[PALM\]](#)

DATE FILED: August 31, 2000

PARENT-CASE:

INCORPORATION BY REFERENCE OF RELATED APPLICATIONS This patent application is related to the following co-pending, commonly owned U.S. Patent Applications, all of which were filed on even date with the within application for United States Patent and are each hereby incorporated by reference in their entirety: U.S. patent application Ser. No. 09/652,644 entitled ADAPTIVE DATA PREFETCH PREDICTION ALGORITHM; U.S. patent application Ser. No. 09/653,133 entitled UNIQUE METHOD OF REDUCING LOSSES IN CIRCUITS USING V.sup.2 PWM CONTROL; U.S. patent application Ser. No. 09/652,641 entitled IO SPEED AND LENGTH PROGRAMMABLE WITH BUS POPULATION; U.S. patent application Ser. No. 09/652,458 entitled PARTITION FORMATION USING MICROPROCESSORS IN A MULTIPROCESSOR COMPUTER SYSTEM; U.S. Provisional Patent Application Ser. No. 60/304,167 entitled SYSTEM AND METHOD FOR USING FUNCTION NUMBERS TO INCREASE THE COUNT OF OUTSTANDING SPLIT TRANSACTIONS; U.S. patent application Ser. No. 09/653,180 entitled ONLINE ADD/REMOVAL OF SERVER MANAGEMENT INFRASTRUCTURE; U.S. patent application Ser. No. 09/652,494 entitled AUTOMATED BACKPLANE CABLE CONNECTION IDENTIFICATION SYSTEM AND METHOD; U.S. patent application Ser. No. 09/652,459 entitled CLOCK FORWARDING DATA RECOVERY; U.S. patent application Ser. No. 09/652,980 entitled CLOCK FORWARD INITIALIZATION AND RESET SIGNALING TECHNIQUE; U.S. patent application Ser. No. 09/944,515 entitled PASSIVE RELEASE AVOIDANCE TECHNIQUE; U.S. patent application Ser. No. 09/652,985 entitled COHERENT TRANSLATION LOOK-ASIDE BUFFER; U.S. patent application Ser. No. 09/652,645 entitled DETERMINISTIC HARDWARE BEHAVIOR BETWEEN MULTIPLE ASYNCHRONOUS CLOCK DOMAINS THROUGH THE NOVEL USE OF A PLL; and U.S. patent application Ser. No. 09/655,171 entitled VIRTUAL TIME OF YEAR CLOCK.

INT-CL: [07] [G06 F 13/36](#), [G06 F 13/00](#), [G06 F 12/00](#)

US-CL-ISSUED: 710/306; 710/100, 710/104, 710/300, 710/310, 711/141
 US-CL-CURRENT: 710/306; 710/100, 710/104, 710/300, 710/310, 711/141

FIELD-OF-SEARCH: 710/100, 710/300, 710/104, 710/306, 710/310, 711/141

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search Selected

Search ALL

Clear

PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
<input type="checkbox"/> <u>5515523</u>	May 1996	Kalkunte et al.	
<input type="checkbox"/> <u>5625779</u>	April 1997	Solomon et al.	
<input type="checkbox"/> <u>5884100</u>	March 1999	Normoyle et al.	
<input type="checkbox"/> <u>6014690</u>	January 2000	VanDoren et al.	
<input type="checkbox"/> <u>6035376</u>	March 2000	James	711/145
<input type="checkbox"/> <u>6078997</u>	June 2000	Young et al.	711/144
<input type="checkbox"/> <u>6094686</u>	July 2000	Sharma	
<input type="checkbox"/> <u>6247102</u>	June 2001	Chin et al.	
<input type="checkbox"/> <u>6389526</u>	May 2002	Keller et al.	712/30

OTHER PUBLICATIONS

Chapter 3 Memory Management, <http://www.linuxdoc.org/LDP/tlk/mm/memory.html>, (c) 1996-1999, pp. 1-23.
 Multiprocessors (7 pages).
 Russo, Andrew P., The AlphaServer 2100 I/O Subsystem, <http://www.digital.com>, (c) 1994, pp. 1-13.
 Duncan, Samuel H., Keefer, Craig D., McLaughlin, Thomas A., High Performance I/O Design in the AlphaServer 4100 Symmetric Multiprocessing System, Compaq Digital Technical Journal, pp. 1-24.
 Steinman, Maurice B., Harris, George J., Koccev, Andrej, Lamere, Virginia C. and Pannell, Roger D., The AlphaServer 4100 Cached Processor Module Architecture and Design, Digital Technical Journal, pp. 1-29.
 Bannon, Peter, Alpha 21364: A Scalable Single-chip SMP, (c) 1999, pp. 1-4.
 New Compaq AlphaServer GS Series Architecture White Paper, Compaq Computer Corporation, (c)2000, pp. 1-11.

ART-UNIT: 2181

PRIMARY-EXAMINER: Vo; Tim

ABSTRACT:

A system and method avoids "livelock" and "starvation" among two or more input/output (I/O) devices of a symmetrical multiprocessor (SMP) computer system competing for the same data. The SMP computer system includes a plurality of interconnected processors, one or more memories that are shared by the processors, and a plurality of I/O bridges to which the I/O devices are coupled. A cache coherency protocol is executed the I/O bridges, which requires the I/O bridges to

obtain "exclusive" (not shared) ownership of all data stored by the bridges. In response to a request for data currently stored by an I/O bridge, the bridge first copies at least a portion of that data to a non-coherent buffer before invalidating the data. The bridge then takes the largest amount of the data saved in its non-coherent buffer that it knows to be coherent, and releases only that known coherent amount to the I/O device, and then discards all of the saved data.

11 Claims, 11 Drawing figures

[Previous Doc](#)

[Next Doc](#)

[Go to Doc#](#)

[First Hit](#) [Fwd Refs](#)[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

Generate Collection

Print

L4: Entry 5 of 15

File: USPT

Oct 21, 2003

DOCUMENT-IDENTIFIER: US 6636926 B2

TITLE: Shared memory multiprocessor performing cache coherence control and node controller therefor

Brief Summary Text (9):

The system according to the second reference described above, in which each node is not configured only with a processor having a cache memory, is a multiprocessor system in which each node is configured with a processor including a cache memory, a memory and an I/O device. This system is what is called a distributed shared memory multiprocessor (physically-distributed logically-shared memory multiprocessor), in which the memories and the I/O devices are distributed physically among the nodes but shared logically by the nodes. In the system according to the second reference, a plurality of nodes are coupled to each other by buses for address and coupled by a crossbar switch for data. By use of four address buses, four address snoop operations can be performed in parallel. The physical address space is divided into four parts so that each address bus can snoop different address spaces at the same time.

CLAIMS:

1. A shared memory multiprocessor comprising: a plurality of nodes each configured with at least one of a processor having a cache memory, a memory device and an I/O device, and a node controller; and an inter-node connection network for interconnecting a plurality of said nodes; wherein at least one of a plurality of said nodes includes said processor and at least one of said memory device and said I/O device, and the whole of a plurality of said nodes include at least one said processor, at least one said memory device and at least one said I/O device; wherein said node controller of each of a plurality of said nodes includes a processor unit constituting an interface with said processor in a local node, at least a memory unit constituting an interface with said memory device in the local node and an I/O unit constituting an interface with said I/O device in the local node, a network unit constituting an interface with said inter-node connection network, and an intra-node connection circuit for connecting said processor unit and at least one of said memory device and said I/O device to said inter-node connection network unit; wherein said processor unit includes an inter-unit address decode circuit and a cache coherence control circuit, said inter-unit address decode circuit decoding the control information and the address information in a memory access request or an I/O access request issued by the processor in the local node, and adding to said access request the information on the node associated with the memory unit or the I/O unit intended as a destination of said access request, the information on the unit intended as a destination of said access request, and the cache coherence control information indicating whether the cache coherence control is required or not, said cache coherence control circuit performing the cache coherence control of the processor in the local node in the case where the cache coherence control information added to the access request received from said network unit indicates that the cache coherence control is required; wherein said I/O unit includes an inter-unit address decode circuit whereby the node information and the unit information for the memory unit or the I/O unit intended as a access request destination and the cache coherence control information indicating whether the cache coherence control is required or not are added to the memory access

request or the I/O access request issued by the I/O device in the local node; wherein said network unit includes a transfer unit for transferring the access request received from said intra-node connection circuit to said inter-node connection network, and a transfer unit for transferring the access request transferred thereto from said inter-node connection network to said intra-node connection network; wherein said intra-node connection circuit transfers said access request to the unit in the local node designated as a destination of transfer based on the cache coherence control information, the node information and the unit information added to the access request transferred from said inter-node connection network through said network unit; and wherein said inter-node connection network transfers said access request to the node designated by the cache coherence control information and the node information added to the access request received from said network unit.

6. A shared memory multiprocessor comprising: a plurality of nodes each configured with at least one of a processor having a cache memory, a memory device and an I/O device, and a node controller; and an inter-node connection network for interconnecting a plurality of said nodes; wherein at least one of a plurality of said nodes includes said processor and at least one each of said memory device and said I/O device, and the whole of a plurality of said nodes include at least one said processor, at least one said memory device and at least one said I/O device; wherein said node controller of each of a plurality of said nodes includes a processor unit constituting an interface with said processor in the local node, a memory unit constituting an interface with said memory device in the local node and/or an I/O unit constituting an interface with said I/O device in the local node, a network unit constituting an interface with said inter-node connection network, and an intra-node connection circuit for connecting said processor unit, at least one of said memory device and said I/O device, and said network unit; wherein said processor unit includes an inter-unit address decode circuit and a cache coherence control circuit, said inter-unit address decode circuit decoding the control information and the address information in said access request, and operating in such a manner that the information on the node associated with the memory unit or the I/O unit intended as an access request destination, the information on the unit intended as an access request destination, and the cache coherence control information indicating whether the cache coherence control is required or not, are added to a memory access request or an I/O access request issued by the processor in the local node, said cache coherence control unit performing the cache coherence control of the processor in the local node in the case where the cache coherence control information added to the access request received from said network unit indicates that the cache coherence control is required;; wherein said I/O unit includes an inter-unit address decode circuit for adding the node information and the unit information for the memory unit or the I/O unit intended as an access request destination and the cache coherence control information indicating whether the cache coherence control is required or not, to the memory access request or the I/O access request issued by the I/O device in the local node; wherein said network unit includes a transfer unit for transferring the access request received from said intra-node connection circuit to said inter-node connection network, and a transfer unit for transferring the access request transferred thereto from said inter-node connection network to said intra-node connection network; wherein said intra-node connection circuit operates in such a manner that in the case where a unit in the local node is designated as the destination of transfer based on the cache coherence control information, the node information and the unit information added to the access request transferred from said inter-node connection network through said network unit, said access request is transferred to the unit designated as the transfer destination; wherein said intra-node connection circuit includes a unit designation circuit for designating the destination of transfer of said access request based on the cache coherence control information, the node information and the unit information added to the access request transferred from said inter-node connection network, and a transfer unit for transferring said access request to the unit connected to said intra-node

connection circuit in response to the designation of said unit designation circuit; wherein said inter-node connection network includes a node designation circuit for designating the destination of transfer of said access request based on the cache coherence control information, the node information and the unit information added to the access request sent out from said network unit, and a transfer unit for transferring said access request in response to the designation of said node designation circuit; and wherein that access request issued by said processor or said I/O device which requires the cache coherence control is broadcast to all the nodes requiring the cache coherence control, while the access request not requiring the cache coherence control is transferred only to the node intended as a destination.

9. A node controller included in each node of a shared memory multiprocessor comprising a plurality of nodes each configured with at least one of a processor having a cache memory, a memory device and an I/O device, and a node controller, and an inter-node connection network for interconnecting a plurality of said nodes; wherein at least one of a plurality of said nodes includes said processor and at least one each of said memory device and said I/O device, and the whole of a plurality of said nodes include at least one said processor, at least one said memory device and at least one said I/O device; wherein said node controller of each of a plurality of said nodes includes a processor unit constituting an interface with said processor in the local node, at least one of a memory unit constituting an interface with said memory device in the local node and an I/O unit constituting an interface with said I/O device in the local node, a network unit constituting an interface with said inter-node connection network, and an intra-node connection circuit for connecting said processor unit, at least one of said memory device and said I/O device, and said network unit to each other; wherein said processor unit includes an inter-unit address decode circuit and a cache coherence control circuit, said inter-unit address decode circuit decoding the control information and the address information in said access request, and operating in such a manner that the information on the node associated with the memory unit or the I/O unit intended as an access request destination, the information on the unit intended as an access request destination, and the cache coherence control information indicating whether the cache coherence control is required or not, are added to a memory access request or an I/O access request issued by the processor in the local node said cache coherence control circuit performing the cache coherence control of the processor in the local node in the case where said cache coherence control information added to the access request received from said network unit indicates that the cache coherence control is required; wherein said I/O unit includes an inter-unit address decode circuit for adding the node information and the unit information for the memory unit or the I/O unit intended as an access request destination and the cache coherence control information indicating whether the cache coherence control is required or not, to the memory access request or the I/O access request issued by the I/O device in the local node; wherein said network unit includes a transfer unit for transferring the access request received from said intra-node connection circuit to said inter-node connection network, and a transfer unit for transferring the access request transferred thereto from said inter-node connection network to said intra-node connection network; wherein said intra-node connection circuit includes a route designation circuit for designating the destination of transfer of the access request transferred from said inter-node connection network, based on the cache coherence control information, the node information and the unit information added to said access request, and a transfer unit for transferring said access request to a unit connected to said intra-node connection circuit in response to the designation of said route designation circuit; and wherein that access request issued by said processor or said I/O device which requires the cache coherence control is broadcast to all the nodes requiring the cache coherence control, and the access request not requiring the cache coherence control is transferred only to the node intended as a destination.

13. A shared memory multiprocessor comprising: a plurality of nodes each configured with at least one of a processor having a cache memory, a memory device and an I/O device; and an inter-node connection network for interconnecting a plurality of said nodes; wherein at least one of a plurality of said nodes includes said processor and at least one each of said memory device and said I/O device, and the whole of a plurality of said nodes include at least one said processor, at least one said memory device and at least one said I/O device; wherein each of a plurality of said nodes includes an information adding unit for adding the cache coherence control information indicating whether the cache coherence control is required or not and the node information indicating the node constituting a destination of transfer (destination of access), to the access request issued by said processor or said I/O device in the local node, and outputting the resulting information, and a transfer unit for selectively transferring the access request from said information adding unit to said inter-node connection network; and wherein said inter-node connection network includes a transfer unit which, based on said cache coherence control information and said node information added to the access request, transfers said access request to all the nodes requiring the cache coherence control among a plurality of said nodes in the case where said cache coherence control information indicates that the cache coherence control is required, and transfers said access request only to the node indicated by the node information added to said access request in the case where said cache coherence control information indicates that the cache coherence control is not required.

[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

[First Hit](#) [Fwd Refs](#)[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

Generate Collection

Print

L4: Entry 5 of 15

File: USPT

Oct 21, 2003

US-PAT-NO: 6636926

DOCUMENT-IDENTIFIER: US 6636926 B2

TITLE: Shared memory multiprocessor performing cache coherence control and node controller therefor

DATE-ISSUED: October 21, 2003

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Yasuda; Yoshiko	Tokorozawa			JP
Hamanaka; Naoki	Tokyo			JP
Shonai; Toru	Hachioji			JP
Akashi; Hideya	Kunitachi			JP
Tsushima; Yuji	Kokubunji			JP
Uehara; Keitaro	Kokubunji			JP

ASSIGNEE-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY	TYPE CODE
Hitachi, Ltd.	Tokyo			JP	03

APPL-NO: 09/ 740816 [PALM]

DATE FILED: December 21, 2000

FOREIGN-APPL-PRIORITY-DATA:

COUNTRY	APPL-NO	APPL-DATE
JP	11-366235	December 24, 1999

INT-CL: [07] G06 F 13/00, G06 F 15/167

US-CL-ISSUED: 710/305; 710/317, 711/141, 709/213, 700/5

US-CL-CURRENT: 710/305; 700/5, 709/213, 710/317, 711/141

FIELD-OF-SEARCH: 710/305, 710/317, 710/300, 710/62, 710/4, 710/72, 711/141, 711/148, 711/120, 709/213, 709/214, 709/251, 700/5, 712/14, 712/211

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search Selected

Search ALL

Clear

PAT-NO

ISSUE-DATE

PATENTEE-NAME

US-CL

h e b b g e e e f c e

e ge

<input type="checkbox"/> <u>4747043</u>	May 1988	Rodman
<input type="checkbox"/> <u>6011791</u>	January 2000	Okada et al.
<input type="checkbox"/> <u>6092173</u>	July 2000	Sasaki et al.
<input type="checkbox"/> <u>6378029</u>	April 2002	Venkitakrishnan et al.
<input type="checkbox"/> <u>6466825</u>	October 2002	Wang et al.

OTHER PUBLICATIONS

"RISC System/6000SMP System," 1995 Comcon95 Proceedings, pp. 102-109.
"Starfire: Extending the SMP Envelope," 1998 Micro Jan./Feb. pp. 39-49.

ART-UNIT: 2181

PRIMARY-EXAMINER: Ray; Gopal C.

ABSTRACT:

Each node includes a node controller for decoding the control information and the address information for the access request issued by a processor or an I/O device, generating, based on the result of decoding, the cache coherence control information indicating whether the cache coherence control is required or not, the node information and the unit information for the transfer destination, and adding these information to the access request. An intra-node connection circuit for connecting the units in the node controller holds the cache coherence control information, the node information and the unit information added to the access request. When the cache coherence control information indicates that the cache coherence control is not required and the node information indicates the local node, then the intra-node connection circuit transfers the access request not to the inter-node connection circuit interconnecting the nodes but directly to the unit designated by the unit information.

19 Claims, 16 Drawing figures

[Previous Doc](#)

[Next Doc](#)

[Go to Doc#](#)

[First Hit](#) [Fwd Refs](#)[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

Generate Collection

Print

L4: Entry 9 of 15

File: USPT

Jul 11, 2000

DOCUMENT-IDENTIFIER: US 6088768 A

TITLE: Method and system for maintaining cache coherence in a multiprocessor-multicache environment having unordered communication

Detailed Description Text (4):

With reference now to the figures and in particular with reference to FIG. 1, there is shown a pictorial representation of a parallel processor or multiprocessor computer system which may be utilized to implement the method and system of the present invention. Such a computer system would contain at least one shared memory 10, at least two caching agents capable of maintaining cached copies from the shared memory, and an interconnect structure 20 between the memory and the cached agents that provides concurrent and unordered transport of communications. The caching agent maintaining the cached copies from the shared memory is typically either a processor with integral cache or an input/output (I/O) device with integral cache. Here, each processor is shown having its own cache, local memory and I/O unit, all connected to a common node.

[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

First Hit Fwd Refs Previous Doc Next Doc Go to Doc#

☐ **Generate Collection** **Print**

L4: Entry 9 of 15

File: USPT

Jul 11, 2000

US-PAT-NO: 6088768

DOCUMENT-IDENTIFIER: US 6088768 A

TITLE: Method and system for maintaining cache coherence in a multiprocessor-multicache environment having unordered communication

DATE-ISSUED: July 11, 2000

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Baldus; Donald Francis	Mazeppa	MN		
Duffield; Nancy Joan	Rochester	MN		
Hoover; Russell Dean	Rochester	MN		
Willis; John Christopher	Rochester	MN		
Ziegler; Frederick Jacob	Rochester	MN		

ASSIGNEE-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY	TYPE	CODE
International Business Machines Corporation	Armonk	NY				02

APPL-NO: 08/ 174648 [PALM]

DATE FILED: December 28, 1993

INT-CL: [07] G06 F 12/00, G06 F 13/00

US-CL-ISSUED: 711/141; 711/118, 711/119, 711/130

US-CL-CURRENT: 711/141; 711/118, 711/119, 711/130

FIELD-OF-SEARCH: 395/471, 395/472, 395/474, 395/477, 395/479, 395/446, 711/3, 711/117, 711/118, 711/119, 711/130, 711/141, 711/154, 711/147

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search Selected**Search ALL****Clear**

PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
<input type="checkbox"/> <u>4426681</u>	January 1984	Bacot et al.	395/457
<input type="checkbox"/> <u>4930122</u>	May 1990	Takahashi et al.	370/85.15
<input type="checkbox"/> <u>4969146</u>	November 1990	Twitty et al.	370/85.1
<u>5084877</u>	January 1992	Netravali et al.	371/32

☐

<input type="checkbox"/>	<u>5101402</u>	March 1992	Chiu et al.	370/17
<input type="checkbox"/>	<u>5115431</u>	May 1992	Williams et al.	370/94.1
<input type="checkbox"/>	<u>5167035</u>	November 1992	Mann et al.	395/182.02
<input type="checkbox"/>	<u>5274787</u>	December 1993	Hirano et al.	395/470
<input type="checkbox"/>	<u>5297269</u>	March 1994	Donaldson et al.	395/472
<input type="checkbox"/>	<u>5404482</u>	April 1995	Stamm et al.	395/435
<input type="checkbox"/>	<u>5404483</u>	April 1995	Stamm et al.	395/471

ART-UNIT: 272

PRIMARY-EXAMINER: Thai; Tuan V.

ATTY-AGENT-FIRM: Felsman, Bradley, Vaden, Gunter & Dillon, LLP

ABSTRACT:

A method and system for providing cache coherence despite unordered interconnect transport. In a computer system of multiple memory devices or memory units having shared memory and an interconnect characterized by unordered transport, the method comprises sending a request packet over the interconnect from a first memory device to a second memory device requiring that an action be carried out on shared memory held by the second memory device. If the second memory device determines that the shared memory is in a transient state, the second memory device returns the request packet to the first memory device; otherwise, the request is carried out by the second memory device. The first memory device will continue to resend the request packet each time that the request packet is returned.

15 Claims, 4 Drawing figures

[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)



US006772298B2

(12) **United States Patent**
Khare et al.(10) Patent No.: **US 6,772,298 B2**
(45) Date of Patent: **Aug. 3, 2004**(54) **METHOD AND APPARATUS FOR
INVALIDATING A CACHE LINE WITHOUT
DATA RETURN IN A MULTI-NODE
ARCHITECTURE**(75) Inventors: Manoj Khare, Saratoga, CA (US);
Akhillesh Kumar, Sunnyvale, CA (US);
Ken Cretna, Gig Harbor, WA (US); Lily
P. Looi, Portland, OR (US); Robert T.
George, Austin, TX (US); Michael
Cekicov, Mountain View, CA (US)(73) Assignee: Intel Corporation, Santa Clara, CA
(US)(*) Notice: Subject to any disclaimer, the term of this
patent is extended or adjusted under 35
U.S.C. 154(b) by 607 days.

(21) Appl. No.: 09/739,667

(22) Filed: Dec. 20, 2000

(65) Prior Publication Data

US 2002/0078305 A1 Jan. 20, 2002

(51) Int. Cl.⁷ G06F 12/00(52) U.S. Cl. 711/144; 711/120; 711/141;
711/145; 711/159(58) Field of Search 711/144, 120,
711/141, 145, 159

(56) References Cited

U.S. PATENT DOCUMENTS

5,485,579 A	1/1996	Hitz et al.	395/200.12
5,495,419 A	2/1996	Rostoker et al.	354/468
5,535,116 A	7/1996	Oniga et al.	364/134
5,541,914 A	7/1996	Krishnamoorthy et al.	370/56
5,551,048 A	8/1996	Szezy, Jr.	395/800
5,557,533 A	9/1996	Koford et al.	354/491
5,581,729 A	12/1996	Nishida et al.	395/470
5,588,131 A	12/1996	Borrell	395/473
5,588,132 A	12/1996	Cardozo	395/475
5,588,152 A	12/1996	Dapp et al.	395/800
5,590,292 A	12/1996	Wooten et al.	395/825

5,590,345 A	12/1996	Barker et al.	395/800
5,594,918 A	1/1997	Knowles et al.	395/800
5,603,605 A	2/1997	Bauman et al.	395/451
5,613,136 A	3/1997	Caeswani et al.	395/800
5,617,537 A	4/1997	Yamada et al.	395/200.01
5,625,836 A	4/1997	Barker et al.	395/800
5,634,004 A	5/1997	Gopinath et al.	395/200.02
5,634,068 A	5/1997	Nishida et al.	395/800
5,636,125 A	6/1997	Rostoker et al.	364/468.28
5,644,753 A	7/1997	Ebrahim et al.	395/458
5,655,100 A	8/1997	Ebrahim et al.	395/471
5,657,472 A	8/1997	Van Lee et al.	395/465
5,678,025 A	10/1997	Venti et al.	395/479
5,680,571 A	10/1997	Bauman	395/449
5,680,576 A	10/1997	Landau	395/472

(List continued on next page.)

OTHER PUBLICATIONS

Dubois et al., "Effects of Cache Coherency in Multiproces-
sors," pp 299-308, IEEE, 1982.Related U.S. patent application Ser. No. 09/672,454, filed
Sep. 29, 2000.Related U.S. patent application Ser. No. 09/641,708, filed
Aug. 21, 2000.

Primary Examiner—Matthew Kim



Assistant Examiner—Stephen Elmore

(74) Attorney, Agent, or Firm—Kenyon & Kenyon

(57) **ABSTRACT**

A method of invalidating a cache line in a system having a plurality of nodes that include a processor and a cache memory. A request to invalidate a cache line that is caching a particular memory block is sent from a first node. The request is a request to invalidate a cache line in another node without returning to the first node the data stored in a cache line to be invalidated. In an embodiment, the data in the cache line to be invalidated is not returned to the first node even if the cache line is in the modified state. In a further embodiment, new data is written to a cache line in the first node that is caching the particular memory block without writing old data that was stored in that cache line back to a memory.

19 Claims, 5 Drawing Sheets





US006636926B2

(12) **United States Patent**
Yasuda et al.

(10) Patent No.: **US 6,636,926 B2**
(45) Date of Patent: **Oct. 21, 2003**

(54) **SHARED MEMORY MULTIPROCESSOR
PERFORMING CACHE COHERENCE
CONTROL AND NODE CONTROLLER
THEREFOR**

6,011,791 A * 1/2000 Ohsada et al.
6,392,173 A * 7/2000 Senaldi et al.
6,378,739 B1 * 4/2002 VanHulsthuizen et al.
6,446,823 B1 * 10/2002 Wang et al.

OTHER PUBLICATIONS

"RISC System/6000 SMP System," 1995 Comcon95 Pro-
ceedings, pp. 102-109.
"Starfire: Extending the SMP Envelope," 1998 Micro Jan./
Feb. pp. 39-49.

* cited by examiner

(75) Inventors: Yasuhiko Yasuda, Tetsurozawa (JP);
Naoki Hamanaka, Tokyo (JP); Toru
Shenai, Hachioji (JP); Hideo Akashi,
Kunitachi (JP); Yoji Yoshitane,
Kokubunji (JP); Katsuro Uehara,
Kokubunji (JP)

(73) Assignee: Hitachi, Ltd., Tokyo (JP)

(*) Notice: Subject to any disclaimer, the term of this
patent is extended or adjusted under 35
U.S.C. 154(b) by 466 days.

(21) Appl. No.: 09/740,816

(22) Filed: Dec. 21, 2000

(65) Prior Publication Data

US 2001/0005873 A1 Jun. 28, 2001

(30) Foreign Application Priority Data

Dec. 24, 1999 JP 11-366255

(51) Int. Cl. G06F 13/00; G06F 15/47

(52) U.S. Cl. 710/305; 710/317; 711/141;
709/213; 700/5

(58) Field of Search 710/305, 317,
710/300, 62, 4, 72; 711/141, 148, 150;
709/213, 214, 251; 700/5; 712/14, 211

(56) References Cited

U.S. PATENT DOCUMENTS


4,747,643 A * 5/1988 Senaldi

Primary Examiner—Gopal C. Ray

(57) **ABSTRACT**

Each node includes a node controller for decoding the
control information and the address information for the
access request issued by a processor or an I/O device,
generating, based on the result of decoding, the cache
coherence control information indicating whether the cache
coherence control is required or not, the node information
and the unit information for the transfer destination, and
adding these information to the access request. An intra-
node connection circuit for connecting the units in the node
controller holds the cache coherence control information,
the node information and the unit information added to the
access request. When the cache coherence control informa-
tion indicates that the cache coherence control is not
required and the node information indicates the local node,
then the intra-node connection circuit transfers the access
request not to the inter-node connection circuit interconnect-
ing the nodes but directly to the unit designated by the unit
information.

19 Claims, 12 Drawing Sheets



US-PAT-NO: 6553465

DOCUMENT-IDENTIFIER: US 6553465 B1

TITLE: Multiprocessor system with distributed shared memory
having hot plug function for main memories

----- KWIC -----

Abstract Text - ABTX (1):

A multiprocessor system of a distributed shared memory structure has a hot plug function for main memories. Each of nodes of the multiprocessor system has a processor, an IO unit, a main memory, a mover, and a routing control unit. If a memory read access request is issued from the processor, the IO unit, or the mover to the main memory of a master node, the routing control unit instructs the master node to transfer the memory read access request. If a memory write access request is issued from the processor, the IO unit, or the mover to the main memory of the master node, the routing control unit instructs both the master node and a slave node to transfer the memory write access request when in a multicasting mode, and instructs only the master node to transfer the memory write access request when not in the multicasting mode.

Claims Text - CLTX (1):

1. A multiprocessor system of a distributed shared memory structure having a plurality of nodes each comprising at least one processor and a main memory, comprising: means for managing the same memory addresses in two nodes; means for holding information of the two nodes as a master node and a slave node; means for transferring a read access request from one of a processor and an I/O unit with respect to said main memory to a master node; a flag indicative of whether a write access request from one of the processor and the I/O unit with respect to said main memory is to be transferred to the master node or to the master node and the slave node; means for transferring the write access request to the master node if said flag indicates that the write access request is to be transferred to the master node; means for transferring the write access request to the master node and the slave node if said flag indicates that the write access request is to be transferred to the master node and the slave node; means for holding address information of a memory space of the main memory of each of the nodes; lock read access means for reading data from



US006553465B1

(12) **United States Patent**
Tekusagawa

(10) Patent No.: **US 6,553,465 B1**
(45) Date of Patent: **Apr. 22, 2003**

(54) **MULTIPROCESSOR SYSTEM WITH
DISTRIBUTED SHARED MEMORY HAVING
HOT PLUG FUNCTION FOR MAIN
MEMORIES**

(75) Inventor: Junichi Tekusagawa, Yamatashi (JP)
(73) Assignee: NEC Corporation, Tokyo (JP)
(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

6,086,769 A * 7/2000 Leick et al. 711/141
6,101,497 A * 8/2000 Chik 707/10
6,230,240 B1 * 5/2001 Strader et al. 711/114

FOREIGN PATENT DOCUMENTS

JP 5-073399 3/1993
JP 5-257796 10/1993
JP 8-153045 6/1996
JP 9-126354 5/1997
JP 9-262282 10/1997
JP 10-06324 4/1998

* cited by examiner

Primary Examiner—Gary J. Portis

(74) Attorney, Agent, or Firm—McClain & Cobb, PLLC

(57) **ABSTRACT**

A multiprocessor system of a distributed shared memory structure has a hot plug function for main memories. Each of nodes of the multiprocessor system has a processor, an IO unit, a main memory, a mover, and a routing control unit. If a memory read access request is issued from the processor, the IO unit, or the mover to the main memory of a master node, the routing control unit instructs the master node to transfer the memory read access request. If a memory write access request is issued from the processor, the IO unit, or the mover to the main memory of the master node, the routing control unit instructs both the master node and a slave node to transfer the memory write access request when in a multithreading mode, and instructs only the master node to transfer the memory write access request when not in the multithreading mode.

7 Claims, 6 Drawing Sheets

(21) Appl. No.: 09/493,341

(22) Filed: Jan. 28, 2000

(30) Foreign Application Priority Data

Jan. 28, 1999 (JP) 11-020337

(51) Int. Cl. G06F 12/16


(52) U.S. Cl. 711/152; 711/115; 711/155; 712/31

(59) Field of Search 711/115, 148, 711/152, 163, 165, 170, 162, 155; 712/31; 714/6, 7; 707/10

(56) **References Cited**

U.S. PATENT DOCUMENTS

4,571,707 A * 2/1986 Weisbach 365/200
4,835,105 A * 2/1989 Pfeiffer 710/200
4,978,838 A * 12/1990 Minnie et al. 709/221
5,546,532 A * 8/1996 Trivett 345/538
5,895,922 A * 4/1999 Taylor et al. 711/148



US-PAT-NO: 5802578

DOCUMENT-IDENTIFIER: US 5802578 A

TITLE: Multinode computer system with cache for combined tags

----- KWIC -----

Previous patent

Abstract Text - ABTX (1):

Local memory on a node in a multinode, multiprocessor computer system with distributed shared memory and a remote cache is efficiently updated through the use of a combined tag stored in a tag cache. In response to a local processor request for access to local memory that does not contain a current copy of the data requested, a combined tag is formed from a memory tag and a remote cache tag. The combined tag allows the node to operate in accordance with the network protocol such as the Scalable Coherent Interface (SCI) while the memory is being updated, acting as memory in response to requests from other nodes to the memory and as a cache in response to requests from other nodes to the remote cache. In this way the memory is updated quickly and the remote cache is not required to store data that is better stored in the local memory.

Hit List

Clear	Generate Collection	Print	Fwd Refs	Bkwd Refs
Generate OACS				

Search Results - Record(s) 1 through 10 of 16 returned.

☐ 1. Document ID: US 6745294 B1

Using default format because multiple data bases are involved.

L4: Entry 1 of 16

File: USPT

Jun 1, 2004

US-PAT-NO: 6745294

DOCUMENT-IDENTIFIER: US 6745294 B1

TITLE: Multi-processor computer system with lock driven cache-flushing system

DATE-ISSUED: June 1, 2004

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Wilson; Kenneth Mark	San Jose	CA		
Pong; Fong	Mountain View	CA		
Russell; Lance	Hollister	CA		
Nguyen; Tung	Cupertino	CA		
Xu; Lu	San Jose	CA		

US-CL-CURRENT: 711/135; 710/200, 711/133, 711/136, 711/141, 711/142, 711/147

Full	Title	Citation	Front	Review	Classification	Date	Reference	Generate	Print	Claims	KWIC	Draw De
------	-------	----------	-------	--------	----------------	------	-----------	----------	-------	--------	------	---------

☐ 2. Document ID: US 6678799 B2

L4: Entry 2 of 16

File: USPT

Jan 13, 2004

US-PAT-NO: 6678799

DOCUMENT-IDENTIFIER: US 6678799 B2

TITLE: Aggregation of cache-updates in a multi-processor, shared-memory system

Full	Title	Citation	Front	Review	Classification	Date	Reference	Generate	Print	Claims	KWIC	Draw De
------	-------	----------	-------	--------	----------------	------	-----------	----------	-------	--------	------	---------

☐ 3. Document ID: US 6675262 B1

L4: Entry 3 of 16

File: USPT

Jan 6, 2004

US-PAT-NO: 6675262

DOCUMENT-IDENTIFIER: US 6675262 B1

TITLE: Multi-processor computer system with cache-flushing system using memory recall

Full	Title	Citation	Front	Review	Classification	Date	Reference	Abstract	References	Claims	KMOC	Draw De
------	-------	----------	-------	--------	----------------	------	-----------	----------	------------	--------	------	---------

☐ 4. Document ID: US 6636949 B2

L4: Entry 4 of 16

File: USPT

Oct 21, 2003

US-PAT-NO: 6636949

DOCUMENT-IDENTIFIER: US 6636949 B2

TITLE: System for handling coherence protocol races in a scalable shared memory system based on chip multiprocessing

Full	Title	Citation	Front	Review	Classification	Date	Reference	Abstract	References	Claims	KMOC	Draw De
------	-------	----------	-------	--------	----------------	------	-----------	----------	------------	--------	------	---------

☐ 5. Document ID: US 6243794 B1

L4: Entry 5 of 16

File: USPT

Jun 5, 2001

US-PAT-NO: 6243794

DOCUMENT-IDENTIFIER: US 6243794 B1

TITLE: Data-processing system with CC-NUMA (cache-coherent, non-uniform memory access) architecture and remote cache incorporated in local memory

Full	Title	Citation	Front	Review	Classification	Date	Reference	Abstract	References	Claims	KMOC	Draw De
------	-------	----------	-------	--------	----------------	------	-----------	----------	------------	--------	------	---------

☐ 6. Document ID: US 6141692 A

L4: Entry 6 of 16

File: USPT

Oct 31, 2000

US-PAT-NO: 6141692

DOCUMENT-IDENTIFIER: US 6141692 A

TITLE: Directory-based, shared-memory, scaleable multiprocessor computer system having deadlock-free transaction flow sans flow control protocol

Full	Title	Citation	Front	Review	Classification	Date	Reference	Abstract	References	Claims	KMOC	Draw De
------	-------	----------	-------	--------	----------------	------	-----------	----------	------------	--------	------	---------

☐ 7. Document ID: US 6058458 A

L4: Entry 7 of 16

File: USPT

May 2, 2000

US-PAT-NO: 6058458

DOCUMENT-IDENTIFIER: US 6058458 A

TITLE: Multi-processor system having a shared program memory and related method

Full	Title	Citation	Front	Review	Classification	Date	Reference	Attachments	Attachments	Claims	KWIC	Draw De
------	-------	----------	-------	--------	----------------	------	-----------	-------------	-------------	--------	------	---------

☐ 8. Document ID: US 5875462 A

L4: Entry 8 of 16

File: USPT

Feb 23, 1999

US-PAT-NO: 5875462

DOCUMENT-IDENTIFIER: US 5875462 A

TITLE: Multi-processor data processing system with multiple second level caches
mapable to all of addressable memory

Full	Title	Citation	Front	Review	Classification	Date	Reference	Attachments	Attachments	Claims	KWIC	Draw De
------	-------	----------	-------	--------	----------------	------	-----------	-------------	-------------	--------	------	---------

☐ 9. Document ID: US 5860108 A

L4: Entry 9 of 16

File: USPT

Jan 12, 1999

US-PAT-NO: 5860108

DOCUMENT-IDENTIFIER: US 5860108 A

TITLE: Method and clustered multi-processor system for controlling a clock phase
for clusters

Full	Title	Citation	Front	Review	Classification	Date	Reference	Attachments	Attachments	Claims	KWIC	Draw De
------	-------	----------	-------	--------	----------------	------	-----------	-------------	-------------	--------	------	---------

☐ 10. Document ID: US 5802570 A

L4: Entry 10 of 16

File: USPT

Sep 1, 1998

US-PAT-NO: 5802570

DOCUMENT-IDENTIFIER: US 5802570 A

TITLE: Multiprocessor system with parallel execution of data

Full	Title	Citation	Front	Review	Classification	Date	Reference	Attachments	Attachments	Claims	KWIC	Draw De
------	-------	----------	-------	--------	----------------	------	-----------	-------------	-------------	--------	------	---------

Clear	Generate Collection	Print	Fwd Refs	Bkwd Refs	Generate OACS
-------	---------------------	-------	----------	-----------	---------------

Terms	Documents
L1 and L3	16

Display Format: [Previous Page](#)[Next Page](#)[Go to Doc#](#)

Hit List

Clear

Generate Collection

Print

Fwd Refs

Bkwd Refs

Generate OACS

Search Results - Record(s) 11 through 16 of 16 returned.☐ 11. Document ID: US 5752258 A**Using default format because multiple data bases are involved.**

L4: Entry 11 of 16

File: USPT

May 12, 1998

US-PAT-NO: 5752258

DOCUMENT-IDENTIFIER: US 5752258 A

TITLE: Encoding method for directory state in cache coherent distributed shared memory system

DATE-ISSUED: May 12, 1998

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Guzovskiy; Aleksandr	Lowell	MA		
Zak, Jr.; Robert C.	Lexington	MA		
Bromley; Mark	Andover	MA		

US-CL-CURRENT: 711/120; 711/124, 711/145

Full	Title	Citation	Front	Review	Classification	Date	Reference	Abstract	References	Claims	KWIC	Draw De
------	-------	----------	-------	--------	----------------	------	-----------	----------	------------	--------	------	---------

☐ 12. Document ID: US 5680571 A

L4: Entry 12 of 16

File: USPT

Oct 21, 1997

US-PAT-NO: 5680571

DOCUMENT-IDENTIFIER: US 5680571 A

TITLE: Multi-processor data processing system with multiple, separate instruction and operand second level caches

Full	Title	Citation	Front	Review	Classification	Date	Reference	Abstract	References	Claims	KWIC	Draw De
------	-------	----------	-------	--------	----------------	------	-----------	----------	------------	--------	------	---------

☐ 13. Document ID: US 5535116 A

L4: Entry 13 of 16

File: USPT

Jul 9, 1996

US-PAT-NO: 5535116

DOCUMENT-IDENTIFIER: US 5535116 A

**** See image for Certificate of Correction ****

h e b b cg b cc e

TITLE: Flat cache-only multi-processor architectures

Full	Title	Citation	Front	Review	Classification	Date	Reference	Abstracts	Attachments	Claims	KWMC	Draw De
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	---------

☐ 14. Document ID: US 5530933 A

L4: Entry 14 of 16

File: USPT

Jun 25, 1996

US-PAT-NO: 5530933

DOCUMENT-IDENTIFIER: US 5530933 A

TITLE: Multiprocessor system for maintaining cache coherency by checking the coherency in the order of the transactions being issued on the bus

Full	Title	Citation	Front	Review	Classification	Date	Reference	Abstracts	Attachments	Claims	KWMC	Draw De
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	---------

☐ 15. Document ID: US 5060144 A

L4: Entry 15 of 16

File: USPT

Oct 22, 1991

US-PAT-NO: 5060144

DOCUMENT-IDENTIFIER: US 5060144 A

TITLE: Locking control with validity status indication for a multi-host processor system that utilizes a record lock processor and a cache memory for each host processor

Full	Title	Citation	Front	Review	Classification	Date	Reference	Abstracts	Attachments	Claims	KWMC	Draw De
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	---------

☐ 16. Document ID: US 4885680 A

L4: Entry 16 of 16

File: USPT

Dec 5, 1989

US-PAT-NO: 4885680

DOCUMENT-IDENTIFIER: US 4885680 A

TITLE: Method and apparatus for efficiently handling temporarily cacheable data

Full	Title	Citation	Front	Review	Classification	Date	Reference	Abstracts	Attachments	Claims	KWMC	Draw De
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	---------

Clear	Generate Collection	Print	Fwd Refs	Bkwd Refs	Generate OACS
-------	---------------------	-------	----------	-----------	---------------

Terms	Documents
L1 and L3	16

Display Format: - [Change Format](#)

[Previous Page](#) [Next Page](#) [Go to Doc#](#)